Message ID | 1444759464-32299-4-git-send-email-w-kwok2@ti.com (mailing list archive) |
---|---|
State | New, archived |
Delegated to: | Bjorn Helgaas |
Headers | show |
On 10/13/2015 02:04 PM, WingMan Kwok wrote: > Signed-off-by: WingMan Kwok <w-kwok2@ti.com> > --- > arch/arm/boot/dts/k2e.dtsi | 24 ++++++++++++++++++++++++ > arch/arm/boot/dts/keystone.dtsi | 25 +++++++++++++++++++++++++ > 2 files changed, 49 insertions(+) > > diff --git a/arch/arm/boot/dts/k2e.dtsi b/arch/arm/boot/dts/k2e.dtsi > index 675fb8e..1ba47d8 100644 > --- a/arch/arm/boot/dts/k2e.dtsi > +++ b/arch/arm/boot/dts/k2e.dtsi > @@ -86,6 +86,18 @@ > gpio,syscon-dev = <&devctrl 0x240>; > }; > > + pcie1_phy: pciephy@2326000 { > + #phy-cells = <0>; > + compatible = "ti,keystone-serdes-pcie"; > + reg = <0x02326000 0x4000>; > + reg-names = "reg_serdes"; > + refclk-khz = <100000>; > + link-rate-kbps = <5000000>; > + phy-type = "pcie"; > + max-lanes = <2>; > + status = "disabled"; > + }; > + > pcie1: pcie@21020000 { > compatible = "ti,keystone-pcie","snps,dw-pcie"; > clocks = <&clkpcie1>; > @@ -130,6 +142,18 @@ > <GIC_SPI 375 IRQ_TYPE_EDGE_RISING>, > <GIC_SPI 376 IRQ_TYPE_EDGE_RISING>; > }; > + > + /* PCIE phy */ > + serdeses { > + #address-cells = <1>; > + #size-cells = <0>; > + serdes@0 { > + reg = <0>; > + phys = <&pcie1_phy>; > + status = "disabled"; > + }; > + }; > + > }; > > mdio: mdio@24200f00 { > diff --git a/arch/arm/boot/dts/keystone.dtsi b/arch/arm/boot/dts/keystone.dtsi > index 72816d6..5312319 100644 > --- a/arch/arm/boot/dts/keystone.dtsi > +++ b/arch/arm/boot/dts/keystone.dtsi > @@ -275,6 +275,19 @@ > ti,syscon-dev = <&devctrl 0x2a0>; > }; > > + pcie0_phy: pciephy@2320000 { > + #phy-cells = <0>; > + compatible = "ti,keystone-serdes-pcie"; > + reg = <0x02320000 0x4000>; > + reg-names = "reg_serdes"; > + refclk-khz = <100000>; > + link-rate-kbps = <5000000>; > + init-firmware = "k2_pcie_serdes_init.fw"; > + phy-type = "pcie"; > + max-lanes = <2>; > + status = "disabled"; > + }; > + > pcie0: pcie@21800000 { > compatible = "ti,keystone-pcie", "snps,dw-pcie"; > clocks = <&clkpcie>; > @@ -319,6 +332,18 @@ > <GIC_SPI 28 IRQ_TYPE_EDGE_RISING>, > <GIC_SPI 29 IRQ_TYPE_EDGE_RISING>; > }; > + > + /* PCIE phy */ > + serdeses { > + #address-cells = <1>; > + #size-cells = <0>; > + serdes@0 { > + reg = <0>; > + phys = <&pcie0_phy>; > + status = "disabled"; > + }; > + }; > + > }; > }; > }; > Wingman, This should be a separate patch and remove the sane from Driver patch. i.e. send 1/3 ane 2/3 in one series and 3/3 as a separate patch. Thanks Murali
DQoNCj4gLS0tLS1PcmlnaW5hbCBNZXNzYWdlLS0tLS0NCj4gRnJvbTogS2FyaWNoZXJpLCBNdXJh bGlkaGFyYW4NCj4gU2VudDogVHVlc2RheSwgT2N0b2JlciAxMywgMjAxNSAyOjI0IFBNDQo+IFRv OiBLd29rLCBXaW5nTWFuOyByb2JoK2R0QGtlcm5lbC5vcmc7IHBhd2VsLm1vbGxAYXJtLmNvbTsN Cj4gbWFyay5ydXRsYW5kQGFybS5jb207IGlqYytkZXZpY2V0cmVlQGhlbGxpb24ub3JnLnVrOyBn YWxha0Bjb2RlYXVyb3JhLm9yZzsNCj4gS0lTSE9OIFZJSkFZIEFCUkFIQU07IFF1YWRyb3MsIFJv Z2VyOyBiaGVsZ2Fhc0Bnb29nbGUuY29tOw0KPiBzc2FudG9zaEBrZXJuZWwub3JnOyBsaW51eEBh cm0ubGludXgub3JnLnVrOyBkZXZpY2V0cmVlQHZnZXIua2VybmVsLm9yZzsNCj4gbGludXgta2Vy bmVsQHZnZXIua2VybmVsLm9yZzsgbGludXgtcGNpQHZnZXIua2VybmVsLm9yZzsgbGludXgtYXJt LQ0KPiBrZXJuZWxAbGlzdHMuaW5mcmFkZWFkLm9yZw0KPiBTdWJqZWN0OiBSZTogW1BBVENIIDMv M10gQVJNOiBrZXlzdG9uZTogZHRzOiBhZGQgUENJIHNlcmRlcyBkcml2ZXIgYmluZGluZ3MNCj4g DQo+IE9uIDEwLzEzLzIwMTUgMDI6MDQgUE0sIFdpbmdNYW4gS3dvayB3cm90ZToNCj4gPiBTaWdu ZWQtb2ZmLWJ5OiBXaW5nTWFuIEt3b2sgPHcta3dvazJAdGkuY29tPg0KPiA+IC0tLQ0KPiA+ICAg YXJjaC9hcm0vYm9vdC9kdHMvazJlLmR0c2kgICAgICB8ICAgMjQgKysrKysrKysrKysrKysrKysr KysrKysrDQo+ID4gICBhcmNoL2FybS9ib290L2R0cy9rZXlzdG9uZS5kdHNpIHwgICAyNSArKysr KysrKysrKysrKysrKysrKysrKysrDQo+ID4gICAyIGZpbGVzIGNoYW5nZWQsIDQ5IGluc2VydGlv bnMoKykNCj4gPg0KPiA+IGRpZmYgLS1naXQgYS9hcmNoL2FybS9ib290L2R0cy9rMmUuZHRzaSBi L2FyY2gvYXJtL2Jvb3QvZHRzL2syZS5kdHNpDQo+ID4gaW5kZXggNjc1ZmI4ZS4uMWJhNDdkOCAx MDA2NDQNCj4gPiAtLS0gYS9hcmNoL2FybS9ib290L2R0cy9rMmUuZHRzaQ0KPiA+ICsrKyBiL2Fy Y2gvYXJtL2Jvb3QvZHRzL2syZS5kdHNpDQo+ID4gQEAgLTg2LDYgKzg2LDE4IEBADQo+ID4gICAJ CQlncGlvLHN5c2Nvbi1kZXYgPSA8JmRldmN0cmwgMHgyNDA+Ow0KPiA+ICAgCQl9Ow0KPiA+DQo+ ID4gKwkJcGNpZTFfcGh5OiBwY2llcGh5QDIzMjYwMDAgew0KPiA+ICsJCQkjcGh5LWNlbGxzID0g PDA+Ow0KPiA+ICsJCQljb21wYXRpYmxlID0gInRpLGtleXN0b25lLXNlcmRlcy1wY2llIjsNCj4g PiArCQkJcmVnID0gPDB4MDIzMjYwMDAgMHg0MDAwPjsNCj4gPiArCQkJcmVnLW5hbWVzID0gInJl Z19zZXJkZXMiOw0KPiA+ICsJCQlyZWZjbGsta2h6ID0gPDEwMDAwMD47DQo+ID4gKwkJCWxpbmst cmF0ZS1rYnBzID0gPDUwMDAwMDA+Ow0KPiA+ICsJCQlwaHktdHlwZSA9ICJwY2llIjsNCj4gPiAr CQkJbWF4LWxhbmVzID0gPDI+Ow0KPiA+ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiA+ICsJ CX07DQo+ID4gKw0KPiA+ICAgCQlwY2llMTogcGNpZUAyMTAyMDAwMCB7DQo+ID4gICAJCQljb21w YXRpYmxlID0gInRpLGtleXN0b25lLXBjaWUiLCJzbnBzLGR3LXBjaWUiOw0KPiA+ICAgCQkJY2xv Y2tzID0gPCZjbGtwY2llMT47DQo+ID4gQEAgLTEzMCw2ICsxNDIsMTggQEANCj4gPiAgIAkJCQkJ PEdJQ19TUEkgMzc1IElSUV9UWVBFX0VER0VfUklTSU5HPiwNCj4gPiAgIAkJCQkJPEdJQ19TUEkg Mzc2IElSUV9UWVBFX0VER0VfUklTSU5HPjsNCj4gPiAgIAkJCX07DQo+ID4gKw0KPiA+ICsJCQkv KiBQQ0lFIHBoeSAqLw0KPiA+ICsJCQlzZXJkZXNlcyB7DQo+ID4gKwkJCQkjYWRkcmVzcy1jZWxs cyA9IDwxPjsNCj4gPiArCQkJCSNzaXplLWNlbGxzID0gPDA+Ow0KPiA+ICsJCQkJc2VyZGVzQDAg ew0KPiA+ICsJCQkJCXJlZyA9IDwwPjsNCj4gPiArCQkJCQlwaHlzID0gPCZwY2llMV9waHk+Ow0K PiA+ICsJCQkJCXN0YXR1cyA9ICJkaXNhYmxlZCI7DQo+ID4gKwkJCQl9Ow0KPiA+ICsJCQl9Ow0K PiA+ICsNCj4gPiAgIAkJfTsNCj4gPg0KPiA+ICAgCQltZGlvOiBtZGlvQDI0MjAwZjAwIHsNCj4g PiBkaWZmIC0tZ2l0IGEvYXJjaC9hcm0vYm9vdC9kdHMva2V5c3RvbmUuZHRzaQ0KPiBiL2FyY2gv YXJtL2Jvb3QvZHRzL2tleXN0b25lLmR0c2kNCj4gPiBpbmRleCA3MjgxNmQ2Li41MzEyMzE5IDEw MDY0NA0KPiA+IC0tLSBhL2FyY2gvYXJtL2Jvb3QvZHRzL2tleXN0b25lLmR0c2kNCj4gPiArKysg Yi9hcmNoL2FybS9ib290L2R0cy9rZXlzdG9uZS5kdHNpDQo+ID4gQEAgLTI3NSw2ICsyNzUsMTkg QEANCj4gPiAgIAkJCXRpLHN5c2Nvbi1kZXYgPSA8JmRldmN0cmwgMHgyYTA+Ow0KPiA+ICAgCQl9 Ow0KPiA+DQo+ID4gKwkJcGNpZTBfcGh5OiBwY2llcGh5QDIzMjAwMDAgew0KPiA+ICsJCQkjcGh5 LWNlbGxzID0gPDA+Ow0KPiA+ICsJCQljb21wYXRpYmxlID0gInRpLGtleXN0b25lLXNlcmRlcy1w Y2llIjsNCj4gPiArCQkJcmVnID0gPDB4MDIzMjAwMDAgMHg0MDAwPjsNCj4gPiArCQkJcmVnLW5h bWVzID0gInJlZ19zZXJkZXMiOw0KPiA+ICsJCQlyZWZjbGsta2h6ID0gPDEwMDAwMD47DQo+ID4g KwkJCWxpbmstcmF0ZS1rYnBzID0gPDUwMDAwMDA+Ow0KPiA+ICsJCQlpbml0LWZpcm13YXJlCT0g ImsyX3BjaWVfc2VyZGVzX2luaXQuZnciOw0KPiA+ICsJCQlwaHktdHlwZSA9ICJwY2llIjsNCj4g PiArCQkJbWF4LWxhbmVzID0gPDI+Ow0KPiA+ICsJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiA+ ICsJCX07DQo+ID4gKw0KPiA+ICAgCQlwY2llMDogcGNpZUAyMTgwMDAwMCB7DQo+ID4gICAJCQlj b21wYXRpYmxlID0gInRpLGtleXN0b25lLXBjaWUiLCAic25wcyxkdy1wY2llIjsNCj4gPiAgIAkJ CWNsb2NrcyA9IDwmY2xrcGNpZT47DQo+ID4gQEAgLTMxOSw2ICszMzIsMTggQEANCj4gPiAgIAkJ CQkJPEdJQ19TUEkgMjggSVJRX1RZUEVfRURHRV9SSVNJTkc+LA0KPiA+ICAgCQkJCQk8R0lDX1NQ SSAyOSBJUlFfVFlQRV9FREdFX1JJU0lORz47DQo+ID4gICAJCQl9Ow0KPiA+ICsNCj4gPiArCQkJ LyogUENJRSBwaHkgKi8NCj4gPiArCQkJc2VyZGVzZXMgew0KPiA+ICsJCQkJI2FkZHJlc3MtY2Vs bHMgPSA8MT47DQo+ID4gKwkJCQkjc2l6ZS1jZWxscyA9IDwwPjsNCj4gPiArCQkJCXNlcmRlc0Aw IHsNCj4gPiArCQkJCQlyZWcgPSA8MD47DQo+ID4gKwkJCQkJcGh5cyA9IDwmcGNpZTBfcGh5PjsN Cj4gPiArCQkJCQlzdGF0dXMgPSAiZGlzYWJsZWQiOw0KPiA+ICsJCQkJfTsNCj4gPiArCQkJfTsN Cj4gPiArDQo+ID4gICAJCX07DQo+ID4gICAJfTsNCj4gPiAgIH07DQo+ID4NCj4gV2luZ21hbiwN Cj4gDQo+IFRoaXMgc2hvdWxkIGJlIGEgc2VwYXJhdGUgcGF0Y2ggYW5kIHJlbW92ZSB0aGUgc2Fu ZSBmcm9tIERyaXZlciBwYXRjaC4NCj4gaS5lLiBzZW5kIDEvMyBhbmUgMi8zIGluIG9uZSBzZXJp ZXMgYW5kIDMvMyBhcyBhIHNlcGFyYXRlIHBhdGNoLg0KPiANCg0Kd2lsbCBkby4NCg0KVGhhbmtz LA0Kd2luZ01hbg0K -- To unsubscribe from this list: send the line "unsubscribe linux-pci" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html
diff --git a/arch/arm/boot/dts/k2e.dtsi b/arch/arm/boot/dts/k2e.dtsi index 675fb8e..1ba47d8 100644 --- a/arch/arm/boot/dts/k2e.dtsi +++ b/arch/arm/boot/dts/k2e.dtsi @@ -86,6 +86,18 @@ gpio,syscon-dev = <&devctrl 0x240>; }; + pcie1_phy: pciephy@2326000 { + #phy-cells = <0>; + compatible = "ti,keystone-serdes-pcie"; + reg = <0x02326000 0x4000>; + reg-names = "reg_serdes"; + refclk-khz = <100000>; + link-rate-kbps = <5000000>; + phy-type = "pcie"; + max-lanes = <2>; + status = "disabled"; + }; + pcie1: pcie@21020000 { compatible = "ti,keystone-pcie","snps,dw-pcie"; clocks = <&clkpcie1>; @@ -130,6 +142,18 @@ <GIC_SPI 375 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 376 IRQ_TYPE_EDGE_RISING>; }; + + /* PCIE phy */ + serdeses { + #address-cells = <1>; + #size-cells = <0>; + serdes@0 { + reg = <0>; + phys = <&pcie1_phy>; + status = "disabled"; + }; + }; + }; mdio: mdio@24200f00 { diff --git a/arch/arm/boot/dts/keystone.dtsi b/arch/arm/boot/dts/keystone.dtsi index 72816d6..5312319 100644 --- a/arch/arm/boot/dts/keystone.dtsi +++ b/arch/arm/boot/dts/keystone.dtsi @@ -275,6 +275,19 @@ ti,syscon-dev = <&devctrl 0x2a0>; }; + pcie0_phy: pciephy@2320000 { + #phy-cells = <0>; + compatible = "ti,keystone-serdes-pcie"; + reg = <0x02320000 0x4000>; + reg-names = "reg_serdes"; + refclk-khz = <100000>; + link-rate-kbps = <5000000>; + init-firmware = "k2_pcie_serdes_init.fw"; + phy-type = "pcie"; + max-lanes = <2>; + status = "disabled"; + }; + pcie0: pcie@21800000 { compatible = "ti,keystone-pcie", "snps,dw-pcie"; clocks = <&clkpcie>; @@ -319,6 +332,18 @@ <GIC_SPI 28 IRQ_TYPE_EDGE_RISING>, <GIC_SPI 29 IRQ_TYPE_EDGE_RISING>; }; + + /* PCIE phy */ + serdeses { + #address-cells = <1>; + #size-cells = <0>; + serdes@0 { + reg = <0>; + phys = <&pcie0_phy>; + status = "disabled"; + }; + }; + }; }; };
Signed-off-by: WingMan Kwok <w-kwok2@ti.com> --- arch/arm/boot/dts/k2e.dtsi | 24 ++++++++++++++++++++++++ arch/arm/boot/dts/keystone.dtsi | 25 +++++++++++++++++++++++++ 2 files changed, 49 insertions(+)