[v6,2/6] riscv: asm: vendorid_list: Add Andes Technology to the vendors list

From: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>

From: Prabhakar <prabhakar.csengg@gmail.com>
To: Arnd Bergmann <arnd@arndb.de>,
	Conor Dooley <conor.dooley@microchip.com>,
	Geert Uytterhoeven <geert+renesas@glider.be>,
	Heiko Stuebner <heiko@sntech.de>,
	Guo Ren <guoren@kernel.org>,
	Andrew Jones <ajones@ventanamicro.com>,
	Paul Walmsley <paul.walmsley@sifive.com>,
	Palmer Dabbelt <palmer@dabbelt.com>,
	Albert Ou <aou@eecs.berkeley.edu>,
	linux-riscv@lists.infradead.org (open list:RISC-V ARCHITECTURE),
	linux-kernel@vger.kernel.org (open list)
Cc: devicetree@vger.kernel.org,
	linux-kernel@vger.kernel.org,
	linux-riscv@lists.infradead.org,
	linux-renesas-soc@vger.kernel.org,
	Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Subject: [PATCH v6 2/6] riscv: asm: vendorid_list: Add Andes Technology to the
 vendors list
Date: Fri,  6 Jan 2023 18:55:22 +0000
Message-Id: <20230106185526.260163-3-prabhakar.mahadev-lad.rj@bp.renesas.com>
In-Reply-To: <20230106185526.260163-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
References: <20230106185526.260163-1-prabhakar.mahadev-lad.rj@bp.renesas.com>
MIME-Version: 1.0
Precedence: list
Content-Type: text/plain; charset="us-ascii"
Content-Transfer-Encoding: 7bit
Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org>
Errors-To: 
 linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org

Message ID	20230106185526.260163-3-prabhakar.mahadev-lad.rj@bp.renesas.com (mailing list archive)
State	Changes Requested
Delegated to:	Palmer Dabbelt
Headers	show Return-Path: <linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org> From: Prabhakar <prabhakar.csengg@gmail.com> To: Arnd Bergmann <arnd@arndb.de>, Conor Dooley <conor.dooley@microchip.com>, Geert Uytterhoeven <geert+renesas@glider.be>, Heiko Stuebner <heiko@sntech.de>, Guo Ren <guoren@kernel.org>, Andrew Jones <ajones@ventanamicro.com>, Paul Walmsley <paul.walmsley@sifive.com>, Palmer Dabbelt <palmer@dabbelt.com>, Albert Ou <aou@eecs.berkeley.edu>, linux-riscv@lists.infradead.org (open list:RISC-V ARCHITECTURE), linux-kernel@vger.kernel.org (open list) Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org, linux-renesas-soc@vger.kernel.org, Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Subject: [PATCH v6 2/6] riscv: asm: vendorid_list: Add Andes Technology to the vendors list Date: Fri, 6 Jan 2023 18:55:22 +0000 Message-Id: <20230106185526.260163-3-prabhakar.mahadev-lad.rj@bp.renesas.com> In-Reply-To: <20230106185526.260163-1-prabhakar.mahadev-lad.rj@bp.renesas.com> References: <20230106185526.260163-1-prabhakar.mahadev-lad.rj@bp.renesas.com> MIME-Version: 1.0 Precedence: list Content-Type: text/plain; charset="us-ascii" Content-Transfer-Encoding: 7bit Sender: "linux-riscv" <linux-riscv-bounces@lists.infradead.org> Errors-To: linux-riscv-bounces+linux-riscv=archiver.kernel.org@lists.infradead.org
Series	RISC-V non-coherent function pointer based cache management operations + non-coherent DMA support for AX45MP \| expand [v6,0/6] RISC-V non-coherent function pointer based cache management operations + non-coherent DMA … [RFC,v6,1/6] riscv: mm: dma-noncoherent: Switch using function pointers for cache management [v6,2/6] riscv: asm: vendorid_list: Add Andes Technology to the vendors list [v6,3/6] riscv: errata: Add Andes alternative ports [v6,4/6] dt-bindings: cache: r9a07g043f-l2-cache: Add DT binding documentation for L2 cache control… [v6,5/6] cache: Add L2 cache management for Andes AX45MP RISC-V core [v6,6/6] soc: renesas: Kconfig: Select the required configs for RZ/Five SoC

Context	Check	Description
conchuod/patch_count	success	Link
conchuod/cover_letter	success	Series has a cover letter
conchuod/tree_selection	success	Guessed tree name to be for-next
conchuod/fixes_present	success	Fixes tag not required for -next series
conchuod/maintainers_pattern	success	MAINTAINERS pattern errors before the patch: 13 and now 13
conchuod/verify_signedoff	success	Signed-off-by tag matches author and committer
conchuod/kdoc	success	Errors and warnings before: 0 this patch: 0
conchuod/module_param	success	Was 0 now: 0
conchuod/alphanumeric_selects	success	Out of order selects before the patch: 57 and now 57
conchuod/build_rv32_defconfig	success	Build OK
conchuod/build_warn_rv64	success	Errors and warnings before: 2054 this patch: 2054
conchuod/dtb_warn_rv64	success	Errors and warnings before: 0 this patch: 0
conchuod/header_inline	success	No static functions without inline keyword in header files
conchuod/checkpatch	success	total: 0 errors, 0 warnings, 0 checks, 7 lines checked
conchuod/source_inline	success	Was 0 now: 0
conchuod/build_rv64_nommu_k210_defconfig	fail	Build failed
conchuod/verify_fixes	success	No Fixes tag
conchuod/build_rv64_nommu_virt_defconfig	fail	Build failed

[v6,2/6] riscv: asm: vendorid_list: Add Andes Technology to the vendors list

Checks

Commit Message

Patch