| Message ID | 20220228120711.xdburehxs5gnwxko@capacity (mailing list archive) |
|---|---|
| State | Accepted |
| Commit | d2717584521a87dd410a408526bdb12b0c1e18f0 |
| Headers | show
Return-Path: <SRS0=UCcl=TL=ti.com=nm@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from smtp.kernel.org (aws-us-west-2-korg-mail-1.web.codeaurora.org
[10.30.226.201])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.lore.kernel.org (Postfix) with ESMTPS id EB99AC433EF
for <soc@archiver.kernel.org>; Mon, 28 Feb 2022 12:07:15 +0000 (UTC)
Received: by smtp.kernel.org (Postfix)
id D6596C340EE; Mon, 28 Feb 2022 12:07:15 +0000 (UTC)
Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.kernel.org (Postfix) with ESMTPS id F151DC340E7;
Mon, 28 Feb 2022 12:07:14 +0000 (UTC)
DMARC-Filter: OpenDMARC Filter v1.4.1 smtp.kernel.org F151DC340E7
Authentication-Results: smtp.kernel.org;
dmarc=pass (p=quarantine dis=none) header.from=ti.com
Authentication-Results: smtp.kernel.org; spf=pass smtp.mailfrom=ti.com
Received: from lelv0265.itg.ti.com ([10.180.67.224])
by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 21SC7CgO063928;
Mon, 28 Feb 2022 06:07:12 -0600
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com;
s=ti-com-17Q1; t=1646050032;
bh=6Tao1zcdP9BNLg7KbFrt9/eMRui2cABSBVkwtBMq2zY=;
h=Date:From:To:CC:Subject;
b=vYmO0EmQh1MwfBgKCIYDkld9jsEFbho1T0MIqkoqV7LaEEnZ7RlKg9uBCCkF7Unu/
9qQ+bmQvNLjCqdmFlKUMhY7ZyT8A1HfCiVCexOSEHenQpmbVHNT/jnCj/JEa41UHnj
FqnctjKExlgX7fPhXoatylILVV7TK85v8YVSz69Q=
Received: from DLEE102.ent.ti.com (dlee102.ent.ti.com [157.170.170.32])
by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 21SC7CIV082070
(version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL);
Mon, 28 Feb 2022 06:07:12 -0600
Received: from DLEE102.ent.ti.com (157.170.170.32) by DLEE102.ent.ti.com
(157.170.170.32) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14; Mon, 28
Feb 2022 06:07:11 -0600
Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE102.ent.ti.com
(157.170.170.32) with Microsoft SMTP Server (version=TLS1_2,
cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2308.14 via
Frontend Transport; Mon, 28 Feb 2022 06:07:11 -0600
Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153])
by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 21SC7B2L035473;
Mon, 28 Feb 2022 06:07:11 -0600
Date: Mon, 28 Feb 2022 06:07:11 -0600
From: Nishanth Menon <nm@ti.com>
List-Id: <soc.lore.kernel.org>
To: Olof Johansson <olof@lixom.net>, Arnd Bergmann <arnd@arndb.de>,
<arm@kernel.org>, <soc@kernel.org>
CC: Tero Kristo <kristo@kernel.org>, <linux-arm-kernel@lists.infradead.org>,
<linux-kernel@vger.kernel.org>, Vignesh Raghavendra <vigneshr@ti.com>,
Nishanth Menon <nm@ti.com>
Subject: [GIT PULL 3/3] TI K3 device tree updates for v5.18
Message-ID: <20220228120711.xdburehxs5gnwxko@capacity>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha512;
protocol="application/pgp-signature"; boundary="sqodd6rh2ja7ngpy"
Content-Disposition: inline
User-Agent: NeoMutt/20171215
X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180
|
| Series |
[GIT,PULL,1/3] TI SoC driver updates for v5.18
|
expand
|
Hi ARM SoC maintainers, The following changes since commit e783362eb54cd99b2cac8b3a9aeac942e6f6ac07: Linux 5.17-rc1 (2022-01-23 10:12:53 +0200) are available in the Git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/ti/linux.git tags/ti-k3-dt-for-v5.18 for you to fetch changes up to a033588ec66bffd6cb51f946b2e998a9f9bf598d: arm64: dts: ti: Add support for AM62-SK (2022-02-28 05:34:43 -0600) ---------------------------------------------------------------- TI K3 device tree updates for v5.18 Since (ti-k3-dt-fixes-for-v5.17): Fixes: * Cleanups for flash nodes across K3. * gic-v3 backward compatible registers * j721s2 interrupt parent fixup for wakeup GPIO New: * AM62 SoC and AM62-SK board * wdt support for am64 ---------------------------------------------------------------- Aswath Govindraju (2): arm64: dts: ti: k3-j721s2: Move aliases to board dts arm64: dts: ti: k3-j721s2-common-proc-board: Alias console uart to serial2 Christian Gmeiner (1): arm64: dts: ti: k3-am64-main: Add RTI watchdog nodes Hari Nagalla (1): arm64: dts: ti: k3-am64: Add ESM0 to device memory map Keerthy (1): arm64: dts: ti: k3-j721s2-mcu-wakeup: Fix the interrupt-parent for wkup_gpioX instances Matthias Schiffer (1): arm64: dts: ti: k3-am65*: Remove #address-cells/#size-cells from flash nodes Nishanth Menon (7): arm64: dts: ti: k3-am65: Fix gic-v3 compatible regs arm64: dts: ti: k3-j721e: Fix gic-v3 compatible regs arm64: dts: ti: k3-j7200: Fix gic-v3 compatible regs arm64: dts: ti: k3-am64: Fix gic-v3 compatible regs arm64: dts: ti: k3-j721s2: Fix gic-v3 compatible regs dt-bindings: arm: ti: Add bindings for AM625 SoC arm64: dts: ti: Add support for AM62-SK Pratyush Yadav (2): arm64: dts: ti: k3-*: Fix whitespace around flash@0 nodes arm64: dts: ti: k3-*: Drop address and size cells from flash nodes Suman Anna (1): dt-bindings: pinctrl: k3: Introduce pinmux definitions for AM62 Vignesh Raghavendra (1): arm64: dts: ti: Introduce base support for AM62x SoC Documentation/devicetree/bindings/arm/ti/k3.yaml | 6 + arch/arm64/boot/dts/ti/Makefile | 2 + arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 267 +++++++++++++++++++++ arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi | 36 +++ arch/arm64/boot/dts/ti/k3-am62-wakeup.dtsi | 41 ++++ arch/arm64/boot/dts/ti/k3-am62.dtsi | 105 ++++++++ arch/arm64/boot/dts/ti/k3-am625-sk.dts | 206 ++++++++++++++++ arch/arm64/boot/dts/ti/k3-am625.dtsi | 103 ++++++++ arch/arm64/boot/dts/ti/k3-am64-main.dtsi | 23 +- arch/arm64/boot/dts/ti/k3-am64.dtsi | 4 + arch/arm64/boot/dts/ti/k3-am642-evm.dts | 4 +- arch/arm64/boot/dts/ti/k3-am642-sk.dts | 4 +- arch/arm64/boot/dts/ti/k3-am65-iot2050-common.dtsi | 2 - arch/arm64/boot/dts/ti/k3-am65-main.dtsi | 5 +- arch/arm64/boot/dts/ti/k3-am65.dtsi | 1 + arch/arm64/boot/dts/ti/k3-am654-base-board.dts | 8 +- arch/arm64/boot/dts/ti/k3-j7200-main.dtsi | 5 +- arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi | 4 +- arch/arm64/boot/dts/ti/k3-j7200.dtsi | 1 + .../boot/dts/ti/k3-j721e-common-proc-board.dts | 4 +- arch/arm64/boot/dts/ti/k3-j721e-main.dtsi | 5 +- arch/arm64/boot/dts/ti/k3-j721e-sk.dts | 2 - arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi | 4 +- arch/arm64/boot/dts/ti/k3-j721e.dtsi | 1 + .../boot/dts/ti/k3-j721s2-common-proc-board.dts | 14 +- arch/arm64/boot/dts/ti/k3-j721s2-main.dtsi | 5 +- arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 4 +- arch/arm64/boot/dts/ti/k3-j721s2.dtsi | 23 +- include/dt-bindings/pinctrl/k3.h | 3 + 29 files changed, 836 insertions(+), 56 deletions(-) create mode 100644 arch/arm64/boot/dts/ti/k3-am62-main.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62-mcu.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62-wakeup.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am62.dtsi create mode 100644 arch/arm64/boot/dts/ti/k3-am625-sk.dts create mode 100644 arch/arm64/boot/dts/ti/k3-am625.dtsi