Show patches with: Submitter = Alistair Francis       |   1798 patches
« 1 2 ... 14 15 16 … 17 18 »
Patch Series A/R/T S/W/F Date Submitter Delegate State
[RFC,v1,11/23] target/riscv: Add background register swapping function Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,10/23] target/riscv: Add background CSRs accesses Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,09/23] target/riscv: Add Hypervisor CSR access functions Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,08/23] target/riscv: Add support for background interrupt setting Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,07/23] target/riscv: Remove strict perm checking for CSR R/W Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,06/23] target/riscv: Dump Hypervisor registers if enabled Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,05/23] target/riscv: Add the Hypervisor CSRs to CPUState Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,04/23] target/riscv: Add the force HS exception mode Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,03/23] target/riscv: Add the virtulisation mode Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,02/23] target/riscv: Add the Hypervisor extension Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[RFC,v1,01/23] target/riscv: Don't set write permissions on dirty PTEs Add RISC-V Hypervisor Extension - - - --- 2019-05-24 Alistair Francis New
[v1,4/4] target/riscv: Implement riscv_cpu_unassigned_access Miscellaneous patches from the RISC-V fork - 1 - --- 2019-05-17 Alistair Francis New
[v1,3/4] disas/riscv: Fix `rdinstreth` constraint Miscellaneous patches from the RISC-V fork - - - --- 2019-05-17 Alistair Francis New
[v1,2/4] disas/riscv: Disassemble reserved compressed encodings as illegal Miscellaneous patches from the RISC-V fork - - - --- 2019-05-17 Alistair Francis New
[v1,1/4] target/riscv: Fix PMP range boundary address bug Miscellaneous patches from the RISC-V fork - 2 - --- 2019-05-17 Alistair Francis New
[v3,1/1] target/arm: Fix vector operation segfault [v3,1/1] target/arm: Fix vector operation segfault - 3 1 --- 2019-05-16 Alistair Francis New
[v2,1/1] target/arm: Fix vector operation segfault [v2,1/1] target/arm: Fix vector operation segfault - 3 1 --- 2019-05-15 Alistair Francis New
[v1,1/1] target/arm: Fix vector operation segfault [v1,1/1] target/arm: Fix vector operation segfault - - - --- 2019-05-14 Alistair Francis New
[v1,1/1] target/riscv: Allow setting ISA extensions via CPU props [v1,1/1] target/riscv: Allow setting ISA extensions via CPU props - 1 - --- 2019-05-06 Alistair Francis New
[v3] hw/usb/hcd-xhci: Fix GCC 9 build warning [v3] hw/usb/hcd-xhci: Fix GCC 9 build warning - 5 - --- 2019-05-03 Alistair Francis New
[v2,5/5] linux-user/elfload: Fix GCC 9 build warnings Fix some GCC 9 build warnings - 2 - --- 2019-04-30 Alistair Francis New
[v2,4/5] linux-user/uname: Fix GCC 9 build warnings Fix some GCC 9 build warnings - - - --- 2019-04-30 Alistair Francis New
[v2,3/5] hw/usb/dev-mtp: Fix GCC 9 build warning Fix some GCC 9 build warnings - - - --- 2019-04-30 Alistair Francis New
[v2,2/5] hw/usb/hcd-xhci: Fix GCC 9 build warning Fix some GCC 9 build warnings - 2 - --- 2019-04-30 Alistair Francis New
[v2,1/5] util/qemu-sockets: Fix GCC 9 build warnings Fix some GCC 9 build warnings - - - --- 2019-04-30 Alistair Francis New
[v1,5/5] linux-user/elfload: Fix GCC 9 build warnings Fix some GCC 9 build warnings - - - --- 2019-04-30 Alistair Francis New
[v1,4/5] linux-user/uname: Fix GCC 9 build warnings Fix some GCC 9 build warnings - - - --- 2019-04-30 Alistair Francis New
[v1,3/5] hw/usb/dev-mtp: Fix GCC 9 build warning Fix some GCC 9 build warnings - - - --- 2019-04-30 Alistair Francis New
[v1,2/5] hw/usb/hcd-xhci: Fix GCC 9 build warning Fix some GCC 9 build warnings - - - --- 2019-04-30 Alistair Francis New
[v1,1/5] util/qemu-sockets: Fix GCC 9 build warnings Fix some GCC 9 build warnings - - - --- 2019-04-30 Alistair Francis New
[v1,8/8] target/riscv: Add the HGATP register masks RISC-V: Add some prep patches for the Hypervisor - - - --- 2019-04-20 Alistair Francis New
[v1,7/8] target/riscv: Add the HSTATUS register masks RISC-V: Add some prep patches for the Hypervisor - - - --- 2019-04-20 Alistair Francis New
[v1,6/8] target/riscv: Add Hypervisor CSR macros RISC-V: Add some prep patches for the Hypervisor - - - --- 2019-04-20 Alistair Francis New
[v1,5/8] target/riscv: Allow setting mstatus virtulisation bits RISC-V: Add some prep patches for the Hypervisor - - - --- 2019-04-20 Alistair Francis New
[v1,4/8] target/riscv: Add the MPV and MTL mstatus bits RISC-V: Add some prep patches for the Hypervisor - - - --- 2019-04-20 Alistair Francis New
[v1,3/8] target/riscv: Improve the scause logic RISC-V: Add some prep patches for the Hypervisor - - - --- 2019-04-20 Alistair Francis New
[v1,2/8] target/riscv: Trigger interrupt on MIP update asynchronously RISC-V: Add some prep patches for the Hypervisor - - - --- 2019-04-20 Alistair Francis New
[v1,1/8] target/riscv: Mark privilege level 2 as reserved RISC-V: Add some prep patches for the Hypervisor - - - --- 2019-04-20 Alistair Francis New
[v1,6/6] riscv: spike: Add a generic spike machine RISC-V: Add properties to the CPUs 1 - - --- 2019-04-20 Alistair Francis New
[v1,5/6] target/riscv: Deprecate the generic no MMU CPUs RISC-V: Add properties to the CPUs - - - --- 2019-04-20 Alistair Francis New
[v1,4/6] target/riscv: Add a base 32 and 64 bit CPU RISC-V: Add properties to the CPUs - - - --- 2019-04-20 Alistair Francis New
[v1,3/6] target/riscv: Create settable CPU properties RISC-V: Add properties to the CPUs - - - --- 2019-04-20 Alistair Francis New
[v1,2/6] riscv: virt: Allow specifying a CPU via commandline RISC-V: Add properties to the CPUs - 1 - --- 2019-04-20 Alistair Francis New
[v1,1/6] linux-user/riscv: Add the CPU type as a comment RISC-V: Add properties to the CPUs - - - --- 2019-04-20 Alistair Francis New
[for,4.1,v3,6/6] riscv: Add a generic spike machine RISC-V: Allow specifying CPU ISA via command line 1 - - --- 2019-04-10 Alistair Francis New
[for,4.1,v3,5/6] target/riscv: Remove the generic no MMU CPUs RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-04-10 Alistair Francis New
[for,4.1,v3,4/6] riscv: virt: Allow specifying a CPU via commandline RISC-V: Allow specifying CPU ISA via command line - 1 - --- 2019-04-10 Alistair Francis New
[for,4.1,v3,3/6] target/riscv: Create settable CPU properties RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-04-10 Alistair Francis New
[for,4.1,v3,2/6] target/riscv: Fall back to generating a RISC-V CPU RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-04-10 Alistair Francis New
[for,4.1,v3,1/6] linux-user/riscv: Add the CPU type as a comment RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-04-10 Alistair Francis New
[PULL,1/1] device_tree: Fix integer overflowing in load_device_tree() device-tree queue - 1 - --- 2019-04-09 Alistair Francis New
[for,4.0,v3,2/2] riscv: plic: Log guest errors Update the QEMU PLIC addresses - - - --- 2019-04-04 Alistair Francis New
[for,4.0,v3,1/2] riscv: plic: Fix incorrect irq calculation Update the QEMU PLIC addresses - - - --- 2019-04-04 Alistair Francis New
[for,4.1,v2,6/6] riscv: Add a generic spike machine RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-29 Alistair Francis New
[for,4.1,v2,5/6] target/riscv: Remove the generic no MMU CPUs RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-29 Alistair Francis New
[for,4.1,v2,4/6] riscv: virt: Allow specifying a CPU via commandline RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-29 Alistair Francis New
[for,4.1,v2,3/6] target/riscv: Create settable CPU properties RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-29 Alistair Francis New
[for,4.1,v2,2/6] target/riscv: Fall back to generating a RISC-V CPU RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-29 Alistair Francis New
[for,4.1,v2,1/6] linux-user/riscv: Add the CPU type as a comment RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-29 Alistair Francis New
[for,4.0,v2,2/2] riscv: plic: Log guest errors Update the QEMU PLIC addresses - - - --- 2019-03-27 Alistair Francis New
[for,4.0,v2,1/2] riscv: plic: Fix incorrect irq calculation Update the QEMU PLIC addresses - - - --- 2019-03-27 Alistair Francis New
[PULL,1/1] MAINTAINERS: Update the device tree maintainers device-tree queue 1 2 - --- 2019-03-27 Alistair Francis New
[for,4.0,v1,1/1] MAINTAINERS: Update the device tree maintainers [for,4.0,v1,1/1] MAINTAINERS: Update the device tree maintainers 1 2 - --- 2019-03-26 Alistair Francis New
[for,4.0,v1,5/5] riscv: plic: Log guest errors Update the QEMU PLIC addresses - - - --- 2019-03-21 Alistair Francis New
[for,4.0,v1,4/5] riscv: virt: Fix PLIC priority base offset Update the QEMU PLIC addresses - - - --- 2019-03-21 Alistair Francis New
[for,4.0,v1,3/5] riscv: sifive_e: Fix PLIC priority base offset Update the QEMU PLIC addresses - - - --- 2019-03-21 Alistair Francis New
[for,4.0,v1,2/5] riscv: sifive_u: Fix PLIC priority base offset and numbering Update the QEMU PLIC addresses - - - --- 2019-03-21 Alistair Francis New
[for,4.0,v1,1/5] riscv: plic: Fix incorrect irq calculation Update the QEMU PLIC addresses - - - --- 2019-03-21 Alistair Francis New
[for,4.1,v1,6/6] riscv: Add a generic spike machine RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-19 Alistair Francis New
[for,4.1,v1,5/6] target/riscv: Remove the generic no MMU CPUs RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-19 Alistair Francis New
[for,4.1,v1,4/6] target/riscvL Remove the unused any CPU RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-19 Alistair Francis New
[for,4.1,v1,3/6] riscv: virt: Allow specifying a CPU via commandline RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-19 Alistair Francis New
[for,4.1,v1,2/6] target/riscv: Create settable CPU properties RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-19 Alistair Francis New
[for,4.1,v1,1/6] target/riscv: Fall back to generating a RISC-V CPU RISC-V: Allow specifying CPU ISA via command line - - - --- 2019-03-19 Alistair Francis New
[v1,12/12] target/riscv: Remove unused struct Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,11/12] riscv: sifive_u: Allow up to 4 CPUs to be created Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,10/12] RISC-V: Update load reservation comment in do_interrupt Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,09/12] RISC-V: Convert trap debugging to trace events Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,08/12] RISC-V: Add support for vectored interrupts Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,07/12] RISC-V: Change local interrupts from edge to level Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,06/12] RISC-V: linux-user support for RVE ABI Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,05/12] elf: Add RISC-V PSABI ELF header defines Upstream RISC-V fork patches, part 4 - 1 - --- 2019-03-16 Alistair Francis New
[v1,04/12] RISC-V: Remove unnecessary disassembler constraints Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,03/12] RISC-V: Allow interrupt controllers to claim interrupts Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,02/12] RISC-V: Replace __builtin_popcount with ctpop8 in PLIC Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,01/12] riscv: pmp: Log pmp access errors as guest errors Upstream RISC-V fork patches, part 4 - - - --- 2019-03-16 Alistair Francis New
[v1,1/1] riscv: plic: Set msi_nonbroken as true [v1,1/1] riscv: plic: Set msi_nonbroken as true - - 1 --- 2019-03-15 Alistair Francis New
[v2,11/11] riscv: sifive_u: Allow up to 4 CPUs to be created Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,10/11] RISC-V: Update load reservation comment in do_interrupt Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,09/11] RISC-V: Convert trap debugging to trace events Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,08/11] RISC-V: Add support for vectored interrupts Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,07/11] RISC-V: Change local interrupts from edge to level Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,06/11] RISC-V: linux-user support for RVE ABI Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,05/11] elf: Add RISC-V PSABI ELF header defines Upstream RISC-V fork patches, part 4 - 1 - --- 2019-02-21 Alistair Francis New
[v2,04/11] RISC-V: Remove unnecessary disassembler constraints Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,03/11] RISC-V: Allow interrupt controllers to claim interrupts Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,02/11] RISC-V: Replace __builtin_popcount with ctpop8 in PLIC Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v2,01/11] riscv: pmp: Log pmp access errors as guest errors Upstream RISC-V fork patches, part 4 - - - --- 2019-02-21 Alistair Francis New
[v1,11/11] RISC-V: Update load reservation comment in do_interrupt Upstream RISC-V fork patches, part 4 - - - --- 2019-02-09 Alistair Francis New
[v1,10/11] RISC-V: Convert trap debugging to trace events Upstream RISC-V fork patches, part 4 - - - --- 2019-02-09 Alistair Francis New
« 1 2 ... 14 15 16 … 17 18 »