Show patches with: Search = vlv       |   1295 patches
« 1 2 ... 4 5 6 … 12 13 »
Patch Series A/R/T S/W/F Date Submitter Delegate State
[v2,3/6] drm/i915: Use g4x_get_aux_clock_divider() for VLV/CHV - 1 - --- 2016-03-02 Ville Syrjälä New
drm/i915: synchronize_irq() before turning off disp2d power well on VLV/CHV - 1 - --- 2016-02-19 Ville Syrjälä New
drm/i915: Skip PIPESTAT reads from irq handler on VLV/CHV when power well is down - 1 1 --- 2016-02-18 Ville Syrjälä New
[6/8] drm/i915/vlv: drop unused vlv_gps_core_read/write functions - 1 - --- 2016-02-04 Jani Nikula New
drm/i915: Limit the auto arming of mmio debugs on vlv/chv - 1 - --- 2016-01-20 Mika Kuoppala New
[1/2] drm/i915: Enable mmio_debug for vlv/chv - 1 - --- 2016-01-08 Mika Kuoppala New
drm/i915/vlv: Modifying RC6 Promotion timer for Media workloads. - - - --- 2015-12-18 Namrta Salonie New
drm/i915/vlv: Take forcewake on media engine writes - 1 - --- 2015-12-17 Mika Kuoppala New
[7/7] drm/i915: Add non claimed mmio checking for vlv/chv - 1 - --- 2015-12-15 Mika Kuoppala New
[5/5] drm/i915: Remove BUG_ON call in vlv_enable_pll - 1 - --- 2015-12-07 Wayne Boyer New
[5/5] drm/i915: Remove BUG_ON call in vlv_enable_pll - 1 - --- 2015-12-07 Wayne Boyer New
[3/5] drm/i915: Remove VLV A0 hack - 1 - --- 2015-12-07 Wayne Boyer New
[10/11] drm/i915: Read out hrawclk from CCK on vlv/chv - - - --- 2015-11-30 Ville Syrjälä New
[09/11] drm/i915: Use g4x_get_aux_clock_divider() for VLV/CHV - 1 - --- 2015-11-30 Ville Syrjälä New
[2/4] drm/i915: Reduce PSR re-activation time for VLV/CHV. - - - --- 2015-11-11 Rodrigo Vivi New
[23/31] drm/i915: Reduce PSR re-activation time for VLV/CHV. - - - --- 2015-11-05 Rodrigo Vivi New
drm/i915: Fix maxfifo watermark calc on vlv cursor planes - 1 - --- 2015-10-23 Thomas Daniel New
[18/22] drm/i915: Use struct intel_dp_signal_levels for VLV - - - --- 2015-10-23 Ander Conselvan de Oliveira New
[5/5] drm/i915: Add NEEDS_FORCEWAKE() checks for vlv/chv - 1 - --- 2015-10-22 Ville Syrjälä New
[4/5] drm/i915: Respin vlv/chv reagister access to look more like SKL - 1 - --- 2015-10-22 Ville Syrjälä New
[5/9] drm/i915: Use struct intel_dp_signal_levels for VLV - - - --- 2015-10-12 Ander Conselvan de Oliveira New
[6/6] drm/i915/vlv: Remove WaIncreaseL3CreditsForVLVB0 from init_clock_gating. - - - --- 2015-10-07 Francisco Jerez New
[2/3] drm/i915/vlv: remove pre-production hardware workaround - - - --- 2015-10-07 Jani Nikula New
[RFC,drm-intel] drm/i915/bxt: vlv_dsi_reset_clocks() can be static - 1 - --- 2015-10-05 Fengguang Wu New
[v2,3/4] drm/i915: Simplify vlv/chv rc6 residency calculation - 1 - --- 2015-09-28 Ville Syrjälä New
[4/4] drm/i915: Use czclk_freq in vlv c0 residency calculations - 1 - --- 2015-09-24 Ville Syrjälä New
[3/4] drm/i915: Simplify vlv/chv rc6 residency calculation - 1 - --- 2015-09-24 Ville Syrjälä New
[2/4] drm/i915: Read czclk from CCK on vlv/chv - 1 - --- 2015-09-24 Ville Syrjälä New
[21/43] drm/i915: Add VLV_HDMIB etc. which already include VLV_DISPLAY_BASE - 1 - --- 2015-09-18 Ville Syrjälä New
[i-g-t,4/4] tools/intel_display_poller: Align DSPSURF to 128k to appease gen4/vlv/chv - - - --- 2015-09-09 Ville Syrjälä New
[v2,3/3] drm/i915: don't hard code vlv backlight frequency if unset - 1 1 --- 2015-09-04 Jani Nikula New
[07/14] drm/i915: Setup DPLL/DPLLMD for DSI too on VLV/CHV - - - --- 2015-09-03 Ville Syrjälä New
[06/14] drm/i915: Remove the "three times for luck" trick from vlv_enable_pll() - - - --- 2015-09-03 Ville Syrjälä New
[04/14] drm/i915: Add a local pipe variable to vlv_enable_pll() - - - --- 2015-09-03 Ville Syrjälä New
[v2,01/14] drm/i915: Make {vlv, chv}_{disable, update}_pll() more similar - - - --- 2015-09-03 Ville Syrjälä New
[3/4] drm/i915: Use the correct hpd_status list for non-G4xx/VLV - - - --- 2015-09-01 Egbert Eich New
[7/7] drm/i915: Reduce PSR re-activation time for VLV/CHV. - - 1 --- 2015-08-21 Rodrigo Vivi New
[v2,6/7] drm/i915: split g4x_digital_port_connected to g4x and vlv variants - - - --- 2015-08-20 Jani Nikula New
[4/5] drm/i915: split g4x_digital_port_connected to g4x and vlv variants - - - --- 2015-08-19 Jani Nikula New
drm/i915: Clear PIPE.STAT before IIR on VLV/CHV - 1 - --- 2015-08-14 Chris Wilson New
drm/i915/vlv: Add RPS debugfs disabling for vlv/chv - - 1 --- 2015-08-03 Praveen Paneri New
drm/i915: VLV/CHV PSR: Increase wait delay time before active PSR. - 1 1 --- 2015-07-31 Rodrigo Vivi New
drm/i915: VLV/CHV PSR: Increase wait delay time before active PSR. - 1 1 --- 2015-07-24 Rodrigo Vivi New
[1/2] drm/i915: VLV/CHV PSR: Increase wait delay time before active PSR. - 1 - --- 2015-07-24 Rodrigo Vivi New
[07/15] drm/i915: Add vlv_dport_to_phy() - 1 - --- 2015-07-08 Ville Syrjälä New
[06/15] drm/i915: Move VLV/CHV prepare_pll later - 1 - --- 2015-07-08 Ville Syrjälä New
[7/9] drm/i915: Make {vlv, chv}_{disable, update}_pll() more similar - - - --- 2015-06-29 Ville Syrjälä New
[4/9] drm/i915: Refactor VLV display power well init/deinit - 1 - --- 2015-06-29 Ville Syrjälä New
[2/9] drm/i915: Apply OCD to VLV/CHV DPLL defines - 1 - --- 2015-06-29 Ville Syrjälä New
[RFC,08/18] drm/i915: VLV eDP DRRS methods - - - --- 2015-06-26 Ramalingam C New
[RFC,06/18] drm/i915: VLV dsi drrs support - - - --- 2015-06-26 Ramalingam C New
[10/10] drm/i915: Zero unused WM1 watermarks on VLV/CHV - 1 1 --- 2015-06-24 Ville Syrjälä New
[09/10] drm/i915: Add debugfs knobs for VLVCHV memory latency values - 1 1 --- 2015-06-24 Ville Syrjälä New
[06/10] drm/i915: Use the memory latency based WM computation on VLV too - 1 1 --- 2015-06-24 Ville Syrjälä New
vlv eDP BIOS Compatiblity to EMGD generated BIOS - - - --- 2015-06-23 Lampersperger Andreas New
[v2,4/5] drm/i915/vlv: move the vlv PLL helper next to its platform counterparts - 1 - --- 2015-06-22 Imre Deak New
[4/5] drm/i915/vlv: factor out vlv_calc_port_clock - - - --- 2015-06-18 Imre Deak New
vlv eDP BIOS Compatiblity to EMGD generated BIOS - - - --- 2015-06-18 Lampersperger Andreas New
vlv eDP BIOS Compatiblity to EMGD generated BIOS - - - --- 2015-06-18 Lampersperger Andreas New
[2/3] drm/i915: Align DSPSURF to 128k on VLV/CHV - 2 - --- 2015-06-11 Ville Syrjälä New
drm/i915: Include G4X/VLV/CHV in self refresh status - 1 1 --- 2015-06-02 Ander Conselvan de Oliveira New
[v2] drm/i915/vlv: fix RC6 residency time calculation - 1 1 --- 2015-06-01 Imre Deak New
drm/i915: Include VLV in self refresh status - - - --- 2015-05-27 Ander Conselvan de Oliveira New
[2/2] drm/i915: Adjust sideband locking a bit for CHV/VLV - 1 - --- 2015-05-26 Ville Syrjälä New
[2/8] drm/i915/vlv/chv: Move resume_prepare() after uncore_early_sanitize() - - - --- 2015-05-18 Lespiau, Damien New
drm/i915/vlv: fix RC6 residency time calculation - 1 1 --- 2015-05-18 Imre Deak New
[2/2] drm/i915: Use HOTPLUG_INT_STATUS_G4X on VLV/CHV - 1 1 --- 2015-05-11 Ville Syrjälä New
[v3] drm/i915/vlv: Remove wait for for punit to updates freq. - 1 1 --- 2015-05-09 deepak.s@linux.intel.com New
[v2,1/2] drm/i915/vlv: Remove wait for for punit to updates freq. - 1 - --- 2015-05-08 deepak.s@linux.intel.com New
drm/i915/hdmi: fix vlv infoframe port check - - - --- 2015-04-29 Jani Nikula New
[3/9] drm/i915: vlv: fix save/restore of GFX_MAX_REQ_COUNT reg - - - --- 2015-04-15 Rodrigo Vivi New
[2/9] drm/i915/vlv: check port in infoframe_enabled v2 - - - --- 2015-04-15 Rodrigo Vivi New
[4/5] drm/i915: PSR VLV: Add single frame update. - - - --- 2015-04-10 Rodrigo Vivi New
[5/7] drm/i915: Only wait for required lanes in vlv_wait_port_ready() - - - --- 2015-04-10 Ville Syrjälä New
[1/6] drm/i915: Don't use staged config for VLV cdclk calculations - - - --- 2015-04-02 Ander Conselvan de Oliveira New
[2/2] drm/i915/vlv: remove wait for previous GFX clk disable request - - - --- 2015-04-01 Jesse Barnes New
[1/2] drm/i915/vlv: save/restore the power context base reg - - - --- 2015-04-01 Jesse Barnes New
[1/8] tools/intel_bios_reader: fix SSC freq for VLV/CHV - - - --- 2015-03-31 Imre Deak New
drm/i915: Disable WaGsvRC0ResidencyMethod for vlv - - - --- 2015-03-19 deepak.s@linux.intel.com New
[39/49] drm/i915/chv: use vlv_PLL_is_optimal in chv_find_best_dpll - - - --- 2015-03-17 Imre Deak New
[38/49] drm/i915: check for div-by-zero in vlv_PLL_is_optimal - - - --- 2015-03-17 Imre Deak New
[37/49] drm/i915: factor out vlv_PLL_is_optimal - - - --- 2015-03-17 Imre Deak New
[29/49] drm/i915: Rename vlv_cdclk_freq to cdclk_freq - - - --- 2015-03-17 Imre Deak New
[3/5] drm/i915: vlv: fix save/restore of GFX_MAX_REQ_COUNT reg - - - --- 2015-03-16 Rodrigo Vivi New
[2/5] drm/i915/vlv: check port in infoframe_enabled v2 - - - --- 2015-03-16 Rodrigo Vivi New
drm/i915: Add polish to VLV WM shift+mask operations - - - --- 2015-03-10 Ville Syrjälä New
[v4,10/12] drm/i915: Program PFI credits for VLV - - - --- 2015-03-05 Ville Syrjälä New
[v2,09/12] drm/i915: Rewrite VLV/CHV watermark code - - - --- 2015-03-05 Ville Syrjälä New
[08/12] drm/i915: Make sure PND deadline mode is enabled on VLV/CHV - - - --- 2015-03-05 Ville Syrjälä New
[v2,07/12] drm/i915: Read out display FIFO size on VLV/CHV - - - --- 2015-03-05 Ville Syrjälä New
[v2,06/12] drm/i915: Pass plane to vlv_compute_drain_latency() - - - --- 2015-03-05 Ville Syrjälä New
[05/12] drm/i915: Reorganize VLV DDL setup - - - --- 2015-03-05 Ville Syrjälä New
[04/12] drm/i915: Hide VLV DDL precision handling - - - --- 2015-03-05 Ville Syrjälä New
[03/12] drm/i915: Simplify VLV drain latency computation - - - --- 2015-03-05 Ville Syrjälä New
[4/7] drm/i915: PSR VLV: Add single frame update. - - - --- 2015-03-05 Dhinakaran Pandiyan New
[6/7] drm/i915: VLV/CHV PSR: Increase wait delay time before active PSR. - - - --- 2015-02-28 Rodrigo Vivi New
[4/7] drm/i915: PSR VLV: Add single frame update. - - - --- 2015-02-28 Rodrigo Vivi New
tools/intel_reg_write:Adding lib calls for CHT/VLV - - - --- 2015-02-19 meghanelogal New
[3/6] drm/i915: Support for RR switching on VLV - - - --- 2015-02-13 Ramalingam C New
[v2,07/12] drm/i915: Read out display FIFO size on VLV/CHV - - - --- 2015-02-12 Ville Syrjälä New
« 1 2 ... 4 5 6 … 12 13 »