Show patches with: State = Action Required       |   119573 patches
« 1 2 ... 781 782 7831195 1196 »
Patch Series A/R/T S/W/F Date Submitter Delegate State
[41/67] drm/i915/cnl: Add slice and subslice information to debugfs. - - - --- 2017-04-06 Rodrigo Vivi New
[40/67] drm/i915/cnl: Enable loadgen_select bit for vswing sequence - - - --- 2017-04-06 Rodrigo Vivi New
[39/67] drm/i915/cnl: Implement voltage swing sequence. - - - --- 2017-04-06 Rodrigo Vivi New
[38/67] drm/i915/cnl: Add DDI Buffer translation tables for Cannonlake. - - - --- 2017-04-06 Rodrigo Vivi New
[37/67] drm/i915/cnl: Add registers related to voltage swing sequences. - - - --- 2017-04-06 Rodrigo Vivi New
[36/67] drm/i915: Add MMIO helper for 6 ports with different offsets. - - - --- 2017-04-06 Rodrigo Vivi New
[35/67] drm/i915/cnl: Enable wrpll computation for CNL - - - --- 2017-04-06 Rodrigo Vivi New
[34/67] drm/i915/cnl: Initialize PLLs - 1 - --- 2017-04-06 Rodrigo Vivi New
[33/67] drm/i915: Configure DPLL's for Cannonlake - 1 - --- 2017-04-06 Rodrigo Vivi New
[32/67] drm/i915/cnl: DDI - PLL mapping - 1 - --- 2017-04-06 Rodrigo Vivi New
[31/67] drm/i915/cnl: Allow dynamic cdclk changes on CNL - - - --- 2017-04-06 Rodrigo Vivi New
[30/67] drm/i915/cnl: Implement CNL display init/unit sequence - - - --- 2017-04-06 Rodrigo Vivi New
[29/67] drm/i915/cnl: Implement .set_cdclk() for CNL - 1 - --- 2017-04-06 Rodrigo Vivi New
[28/67] drm/i915/cnl: Implement .get_display_clock_speed() for CNL - 1 - --- 2017-04-06 Rodrigo Vivi New
[27/67] drm/i915/cnl: Also need power well sanitize. - 1 - --- 2017-04-06 Rodrigo Vivi New
[26/67] drm/i915/cnl: Add power wells for CNL - 1 - --- 2017-04-06 Rodrigo Vivi New
[25/67] drm/i915/cnl: Inherit RPS stuff from previous platforms. - - - --- 2017-04-06 Rodrigo Vivi New
[24/67] drm/i915/cnl: Add force wake for gen10. - 1 - --- 2017-04-06 Rodrigo Vivi New
[23/67] drm/i915/gen10: Set value of Indirect Context Offset for gen10 - 1 - --- 2017-04-06 Rodrigo Vivi New
[22/67] drm/i915/cnl: Add RT cache flush pipe control w/a - - - --- 2017-04-06 Rodrigo Vivi New
[21/67] drm/i915/cnl: Update the context size - - - --- 2017-04-06 Rodrigo Vivi New
[20/67] drm/i915/cnl: Cannonlake has same MOCS table than Skylake. - 1 - --- 2017-04-06 Rodrigo Vivi New
[19/67] drm/i915/cnl: Configure EU slice power gating. - 1 - --- 2017-04-06 Rodrigo Vivi New
[18/67] drm/i915/cnl: Add initial gen10 golden states. - - - --- 2017-04-06 Rodrigo Vivi New
[17/67] drm/i915/cnl: CNL has an increased DDB size - 1 - --- 2017-04-06 Rodrigo Vivi New
[16/67] drm/i915/cnl: Cannonlake has 4 planes (3 sprites) per pipe - 2 - --- 2017-04-06 Rodrigo Vivi New
[15/67] drm/i915/cnl: Apply large line width optimization - - - --- 2017-04-06 Rodrigo Vivi New
[14/67] drm/i915/cnl: WaDisableEnhancedSBEVertexCaching - 1 - --- 2017-04-06 Rodrigo Vivi New
[13/67] drm/i915/cnl: Add WaDisableReplayBufferBankArbitrationOptimization - 1 - --- 2017-04-06 Rodrigo Vivi New
[12/67] drm/i915/cnl: Introduce initial Cannonlake Workarounds. - - - --- 2017-04-06 Rodrigo Vivi New
[11/67] drm/i915/cnl: add IS_CNL_REVID macro - 1 - --- 2017-04-06 Rodrigo Vivi New
[10/67] drm/i915/cnl: Add Cannonlake PCI IDs for Y-skus. - 1 - --- 2017-04-06 Rodrigo Vivi New
[09/67] drm/i915/cnl: Add Cannonlake PCI IDs for U-skus. - 1 - --- 2017-04-06 Rodrigo Vivi New
[08/67] drm/i915/cnl: Cannonlake uses CNP PCH. - 1 - --- 2017-04-06 Rodrigo Vivi New
[07/67] drm/i915/cnl: Introduce Cannonlake platform defition. - 1 - --- 2017-04-06 Rodrigo Vivi New
[06/67] drm/i915/cnp: Panel Power sequence changes for CNP PCH. - 1 - --- 2017-04-06 Rodrigo Vivi New
[05/67] drm/i915/cnp: add CNP gmbus support - 1 - --- 2017-04-06 Rodrigo Vivi New
[04/67] drm/i915/cnp: Add Backlight support to CNP PCH. - - - --- 2017-04-06 Rodrigo Vivi New
[03/67] drm/i915/cnp: Get/set proper Raw clock frequency on CNP. - 1 - --- 2017-04-06 Rodrigo Vivi New
[02/67] drm/i915/cnp: Add PCI ID for Cannonpoint LP PCH - 1 - --- 2017-04-06 Rodrigo Vivi New
[01/67] drm/i915/cnp: Introduce Cannonpoint PCH. - 1 - --- 2017-04-06 Rodrigo Vivi New
drm: Take mode_config.mutex in setcrtc ioctl - - - --- 2017-04-06 Daniel Vetter New
drm/atomic: Acquire connection_mutex lock in drm_helper_probe_single_connector_modes, v4. - 1 - --- 2017-04-06 Maarten Lankhorst New
drm: Take mode_config.mutex in setcrtc ioctl - - - --- 2017-04-06 Daniel Vetter New
[v4] drm/i915: Advance ring->head fully when idle - 1 - --- 2017-04-06 Chris Wilson New
[v3] drm/i915: Advance ring->head fully when idle - - - --- 2017-04-06 Chris Wilson New
[2/2] drm/i915: Use wait_for_atomic_us when waiting for gt fifo - 1 - --- 2017-04-06 Mika Kuoppala New
[1/2] drm/i915: Move the GTFIFODBG to the common mmio dbg framework - 1 - --- 2017-04-06 Mika Kuoppala New
[5/5] drm/i915: Use the engine class to get the context size - 1 - --- 2017-04-06 oscar.mateo@intel.com New
[4/5] drm/i915: Split the engine info table in two levels, using class + instance - - - --- 2017-04-06 oscar.mateo@intel.com New
[3/5] drm/i915: Generate the engine name based on the instance number - 1 - --- 2017-04-06 oscar.mateo@intel.com New
[2/5] drm/i915: Use the same vfunc for BSD2 ring init - 1 - --- 2017-04-06 oscar.mateo@intel.com New
[1/5] drm/i915: Classify the engines in class + instance - 1 - --- 2017-04-06 oscar.mateo@intel.com New
[v4,11/11] drm/i915: Implement Link Rate fallback on Link training failure 2 1 - --- 2017-04-06 Jani Nikula New
[v4,10/11] drm/i915/dp: Validate cached link rate and lane count before retraining - - - --- 2017-04-06 Jani Nikula New
[v4,09/11] drm/i915/dp: read sink count to a temporary variable first - 1 - --- 2017-04-06 Jani Nikula New
[v4,08/11] drm/i915/dp: use readb and writeb calls for single byte DPCD access - 1 - --- 2017-04-06 Jani Nikula New
[v4,07/11] drm/i915/dp: localize link rate index variable more - 1 - --- 2017-04-06 Jani Nikula New
[v4,06/11] drm/i915/mst: use max link not sink lane count - 1 - --- 2017-04-06 Jani Nikula New
[v4,05/11] drm/i915/dp: add functions for max common link rate and lane count - 1 - --- 2017-04-06 Jani Nikula New
[v4,04/11] drm/i915/dp: don't call the link parameters sink parameters - 1 - --- 2017-04-06 Jani Nikula New
[v4,03/11] drm/i915/dp: do not limit rate seek when not needed - 1 - --- 2017-04-06 Jani Nikula New
[v4,02/11] drm/i915/dp: cache common rates with sink rates - 1 - --- 2017-04-06 Jani Nikula New
[v4,01/11] drm/i915/dp: use the sink rates array for max sink rates - 1 - --- 2017-04-06 Jani Nikula New
[v3] drm/i915: Generate the engine name based on the instance number - - - --- 2017-04-06 oscar.mateo@intel.com New
[5/5] drm/i915: Use the engine class to get the context size - 1 - --- 2017-04-06 oscar.mateo@intel.com New
[4/5] drm/i915: Split the engine info table in two levels, using class + instance - - - --- 2017-04-06 oscar.mateo@intel.com New
[3/5] drm/i915: Generate the engine name based on the instance number - - - --- 2017-04-06 oscar.mateo@intel.com New
[2/5] drm/i915: Use the same vfunc for BSD2 ring init - 1 - --- 2017-04-06 oscar.mateo@intel.com New
[1/5] drm/i915: Classify the engines in class + instance - 1 - --- 2017-04-06 oscar.mateo@intel.com New
[4/4] drm/atomic: Add connector atomic_check function, v2. - - - --- 2017-04-06 Maarten Lankhorst New
[3/4] drm/atomic: Move enable/connector check up in check_modeset() - - - --- 2017-04-06 Maarten Lankhorst New
[2/4] drm/atomic: Set all the changed flags in one place. - - - --- 2017-04-06 Maarten Lankhorst New
[1/4] drm/atomic: Unify conflicting encoder handling. - - - --- 2017-04-06 Maarten Lankhorst New
[v3] drm/i915: Only report a wakeup if the waiter was truly asleep - - - --- 2017-04-06 Chris Wilson New
[2/2] drm/i915: Use wait_for_atomic_us when waiting for gt fifo - 1 - --- 2017-04-06 Mika Kuoppala New
[1/2] drm/i915: Move the GTFIFODBG to the common mmio dbg framework - 1 - --- 2017-04-06 Mika Kuoppala New
[i-g-t,2/2] kms_cursor_limited: Test crc matches between cursor and overlay planes - - - --- 2017-04-06 Ander Conselvan de Oliveira New
[i-g-t,1/2] kms_cursor_crc: Force the test to run in full RGB range - - - --- 2017-04-06 Ander Conselvan de Oliveira New
drm/i915: Use the right mapping_gfp_mask for final shmem allocation - 1 - --- 2017-04-05 Chris Wilson New
drm/i915: Treat WC a separate cache domain - 1 - --- 2017-04-05 Chris Wilson New
[maintainer-tools,v2] dim: Add examples section to dim.rst - - - --- 2017-04-05 Sean Paul New
[v2] drm/i915/perf: per-gen timebase for checking sample freq - 1 - --- 2017-04-05 Robert Bragg New
[v3,7/7] drm/i915/perf: remove perf.hook_lock - 1 - --- 2017-04-05 Robert Bragg New
[v3,6/7] drm/i915/perf: per-gen timebase for checking sample freq - 1 - --- 2017-04-05 Robert Bragg New
[v3,5/7] drm/i915/perf: Add more OA configs for BDW, CHV, SKL + BXT - 1 - --- 2017-04-05 Robert Bragg New
[v3,4/7] drm/i915/perf: Add OA unit support for Gen 8+ 1 - - --- 2017-04-05 Robert Bragg New
[v3,3/7] drm/i915/perf: Add 'render basic' Gen8+ OA unit configs - 1 - --- 2017-04-05 Robert Bragg New
[v3,2/7] drm/i915: expose _SUBSLICE_MASK GETPARM - 1 - --- 2017-04-05 Robert Bragg New
[v3,1/7] drm/i915: expose _SLICE_MASK GETPARM - 1 - --- 2017-04-05 Robert Bragg New
[i-g-t,v3] benchmarks/gem_wsim: Command submission workload simulator - - - --- 2017-04-05 Tvrtko Ursulin New
[v2] drm/i915: Advance ring->head fully when idle - - - --- 2017-04-05 Chris Wilson New
[v3] drm/i915/perf: rate limit spurious oa report notice - 1 - --- 2017-04-05 Robert Bragg New
[2/2] drm/i915: Advance ring->head fully when idle - - - --- 2017-04-05 Chris Wilson New
[1/2] drm/i915: Assert the engine is idle before overwiting the HWS - 1 - --- 2017-04-05 Chris Wilson New
drm/i915/glk: limit pixel clock to 99% of cdclk workaround - 1 - --- 2017-04-05 Chauhan, Madhav New
[v2] drm/i915: Only report a wakeup if the waiter was truly asleep - - - --- 2017-04-05 Chris Wilson New
[maintainer-tools,3/3] dim.rst: update CONTRIBUTING instructions - - - --- 2017-04-05 Eric Engestrom New
[maintainer-tools,2/3] dim: send 'not configured' error to stderr - - - --- 2017-04-05 Eric Engestrom New
[maintainer-tools,1/3] make: run check on current `dim`, not the installed one - - - --- 2017-04-05 Eric Engestrom New
« 1 2 ... 781 782 7831195 1196 »