Toggle navigation
Patchwork
QEMU patches
Patches
Bundles
About this project
Login
Register
Mail settings
Show patches with
: Submitter =
Alistair Francis
| 889 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Mainlined
Queued
Needs ACK
Handled Elsewhere
In Next
Search
Archived
No
Yes
Both
Delegate
------
Nobody
holtmann
holtmann
holtmann
agk
mchehab
mchehab
gregkh
gregkh
mtosatti
lethal
lethal
avi
cvaroqui
jbrassow
mikulas
dtor
bmarzins
tmlind
jmberg
jmberg
mcgrof
mcgrof
lenb
lenb
kyle
felipebalbi
varenet
helge
helge
khilman
khilman
khilman
khilman
jwoithe
mlin
Zhang Rui
Zhang Rui
iksaif
cjackiewicz
hmh
jbarnes
jbarnes
jbarnes
willy
snitzer
iwamatsu
dougsland
mjg59
rafael
rafael
rafael
ericvh@gmail.com
ykzhao
venkip
sandeen
pwsan
lucho@ionkov.net
rminnich
anholt
aystarik
roland
shefty
mason
glikely
krh
djbw
djbw
djbw
cmarinas
doyu
jrn
sage
tomba
mmarek
cjb
trondmy
jikos
bcousson
jic23
olof
olof
olof
nsekhar
weiny2
horms
horms
bwidawsk
bwidawsk
shemminger
eulfhan
josef
josef
josef
dianders
jpan9
hal
kdave
bleung
evalenti
jlbec
bhelgaas
vkoul
vkoul
szlin
davejiang
markgross
tagr
tiwai
vireshk
mmind
dledford
geert
geert
herbert
herbert
kvalo
kvalo
kvalo
bentiss
arend
rzwisler
stellarhopper
stellarhopper
jejb
matthias_bgg
dvhart
axboe
axboe
pcmoore
pcmoore
pcmoore
mkp
mkp
stefan_schmidt
leon
lucvoo
jsakkine
jsakkine
jsakkine
bamse
bamse
demarchi
krzk
groeck
groeck
sboyd
sboyd
mturquette
mturquette
0andriy
carlocaione
luca
dgc
kbingham
derosier
narmstrong
narmstrong
atull
tytso
tytso
djwong
bvanassche
omos
jpirko
jpirko
GustavoARSilva
pkshih
patersonc
brauner
shuahkh
shuahkh
shuahkh
palmer
palmer
jgg
Kishon
idosch
labbott
jsimmons
broonie
broonie
broonie
mricon
mricon
mricon
kees
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
lfgitoliteapi
arnd
linusw
perfinion
bbrezillon
bachradsusi
rostedt
rostedt
kholk
nbd
ebiggers
ebiggers
pavelm
sds
m0reeze
ganis
jwcart2
matttbe
andmur01
lorpie01
chanwoochoi
dlezcano
jhedberg
vudentz
robertfoss
bgix
tedd_an
tsbogend
wens
wcrobert
robher
kstewart
kwilczynski
hansg
bpf
netdev
dsa
ethtool
netdrv
martineau
abelloni
trix
pabeni
mani_sadhasivam
mlimonci
liusong6
mjp
tohojo
pmalani
prestwoj
prestwoj
dhowells
tzungbi
conchuod
paulmck
jes
mtkaczyk
colyli
cem
pateldipen1984
iweiny
iweiny
bjorn
mhiramat
JanKiszka
jaegeuk
mraynal
aring
konradybcio
ij
Hailan
jstitt007
denkenz
denkenz
mkorenbl
jjohnson
frank_li
geliang
mdraidci
mdraidci
Apply
«
1
2
...
4
5
6
…
8
9
»
Patch
Series
A/R/T
S/W/F
Date
Submitter
Delegate
State
[PULL,46/49] target/riscv: Don't assume PMU counters are continuous
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 3 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,45/49] target/riscv: Propagate error from PMU setup
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 3 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,44/49] target/riscv: cpu: Set the OpenTitan priv to 1.12.0
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,43/49] hw/ssi: ibex_spi_host: Clear the interrupt even if disabled
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,42/49] disas/riscv: Replace TABs with space
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 - -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,41/49] disas/riscv: Add support for vector crypto extensions
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- - -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,40/49] disas/riscv: Add rv_codec_vror_vi for vror.vi
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 - -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,39/49] disas/riscv: Add rv_fmt_vd_vs2_uimm format
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 - -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,38/49] target/riscv: Move vector crypto extensions to riscv_cpu_extensions
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,37/49] target/riscv: Expose Zvks[c|g] extnesion properties
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,36/49] target/riscv: Add cfg properties for Zvks[c|g] extensions
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,35/49] target/riscv: Expose Zvkn[c|g] extnesion properties
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,34/49] target/riscv: Add cfg properties for Zvkn[c|g] extensions
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,33/49] target/riscv: Expose Zvkb extension property
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,32/49] target/riscv: Replace Zvbb checking by Zvkb
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,31/49] target/riscv: Add cfg property for Zvkb extension
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,30/49] target/riscv: Expose Zvkt extension property
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,29/49] target/riscv: Add cfg property for Zvkt extension
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,28/49] MAINTAINERS: update mail address for Weiwei Li
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 4 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,27/49] target/riscv: correct csr_ops[CSR_MSECCFG]
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,26/49] target/riscv/kvm: add zicsr, zifencei, zba, zbs, svnapot
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
1 - -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,25/49] target/riscv/kvm: add zihpm reg
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,24/49] target/riscv: add zihpm extension flag for TCG
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,23/49] target/riscv/kvm: add zicntr reg
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,22/49] target/riscv: add zicntr extension flag for TCG
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,21/49] target/riscv: pmp: Ignore writes when RW=01
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,20/49] target/riscv: pmp: Clear pmp/smepmp bits on reset
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,19/49] Add epmp to extensions list and rename it to smepmp
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 2 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,18/49] target/riscv/riscv-qmp-cmds.c: check CPU accel in query-cpu-model-expansion
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,17/49] target/riscv: add riscv_cpu_accelerator_compatible()
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,16/49] target/riscv: handle custom props in qmp_query_cpu_model_expansion
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,15/49] target/riscv/tcg: add tcg_cpu_finalize_features()
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,14/49] qapi,risc-v: add query-cpu-model-expansion
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,13/49] target/riscv/kvm/kvm-cpu.c: add missing property getters()
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,12/49] docs/system/riscv: update 'virt' machine core limit
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,11/49] linux-user/riscv: change default cpu to 'max'
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 3 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,10/49] target/riscv: Add HS-mode virtual interrupt and IRQ filtering support.
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,09/49] target/riscv: Add M-mode virtual interrupt and IRQ filtering support.
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,08/49] target/riscv: Split interrupt logic from riscv_cpu_update_mip.
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,07/49] target/riscv: Set VS* bits to one in mideleg when H-Ext is enabled
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,06/49] target/riscv: Check for async flag in case of RISCV_EXCP_SEMIHOST.
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,05/49] target/riscv: Without H-mode mask all HS mode inturrupts in mie.
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 1 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,04/49] target/riscv: rename ext_icboz to ext_zicboz
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 2 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,03/49] target/riscv: rename ext_icbom to ext_zicbom
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 2 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,02/49] target/riscv: rename ext_icsr to ext_zicsr
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 2 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
[PULL,01/49] target/riscv: rename ext_ifencei to ext_zifencei
- 2 -
-
-
-
2023-11-07
Alistair Francis
New
[PULL,00/49] riscv-to-apply queue
- - -
-
-
-
2023-11-07
Alistair Francis
New
[2/2] target/riscv: cpu: Set the OpenTitan priv to 1.12.0
RISC-V: OpenTitan: Fixup ePMP and SPI interrupts
- 1 -
-
-
-
2023-11-02
Alistair Francis
New
[1/2] hw/ssi: ibex_spi_host: Clear the interrupt even if disabled
RISC-V: OpenTitan: Fixup ePMP and SPI interrupts
- 1 -
-
-
-
2023-11-02
Alistair Francis
New
[v2,3/3] hw/nvme: Add SPDM over DOE support
Initial support for SPDM Responders
1 1 -
-
-
-
2023-10-17
Alistair Francis
New
[v2,2/3] backends: Initial support for SPDM socket support
Initial support for SPDM Responders
- - -
-
-
-
2023-10-17
Alistair Francis
New
[v2,1/3] hw/pci: Add all Data Object Types defined in PCIe r6.0
Initial support for SPDM Responders
- 1 -
-
-
-
2023-10-17
Alistair Francis
New
[PULL,54/54] target/riscv: Fix vfwmaccbf16.vf
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,53/54] target/riscv: deprecate capital 'Z' CPU properties
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,52/54] target/riscv: Use env_archcpu for better performance
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,51/54] target/riscv/tcg: remove RVG warning
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,50/54] target/riscv/kvm: support KVM_GET_REG_LIST
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
1 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,49/54] target/riscv/kvm: improve 'init_multiext_cfg' error msg
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,48/54] gdbstub: replace exit calls with proper shutdown for softmmu
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,47/54] hw/char: riscv_htif: replace exit calls with proper shutdown
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,46/54] hw/misc/sifive_test.c: replace exit calls with proper shutdown
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,45/54] softmmu: pass the main loop status to gdb "Wxx" packet
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,44/54] softmmu: add means to pass an exit code when requesting a shutdown
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,43/54] target/riscv/tcg-cpu.c: add extension properties for all cpus
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,42/54] target/riscv: add riscv_cpu_get_name()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,41/54] target/riscv/cpu: move priv spec functions to tcg-cpu.c
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,40/54] target/riscv/cpu.c: export isa_edata_arr[]
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,39/54] target/riscv/tcg: move riscv_cpu_add_misa_properties() to tcg-cpu.c
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,38/54] target/riscv/cpu.c: make misa_ext_cfgs[] 'const'
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,37/54] target/riscv/tcg: introduce tcg_cpu_instance_init()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,36/54] target/riscv/cpu.c: export set_misa()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,35/54] target/riscv/kvm: do not use riscv_cpu_add_misa_properties()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,34/54] target/riscv: move KVM only files to kvm subdir
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,33/54] target/riscv: introduce KVM AccelCPUClass
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,32/54] target/riscv: remove kvm-stub.c
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,31/54] target/riscv: make riscv_add_satp_mode_properties() public
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,30/54] target/riscv: move riscv_cpu_add_kvm_properties() to kvm.c
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,29/54] target/riscv/cpu.c: mark extensions arrays as 'const'
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,28/54] target/riscv: move 'host' CPU declaration to kvm.c
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 4 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,27/54] target/riscv/cpu.c: add .instance_post_init()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,26/54] target/riscv: move riscv_tcg_ops to tcg-cpu.c
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 4 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,25/54] target/riscv: move riscv_cpu_validate_set_extensions() to tcg-cpu.c
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,24/54] target/riscv: move riscv_cpu_realize_tcg() to TCG::cpu_realizefn()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,23/54] target/riscv: introduce TCG AccelCPUClass
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,22/54] disas/riscv: Fix the typo of inverted order of pmpaddr13 and pmpaddr14
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,21/54] target/riscv: Clear CSR values at reset and sync MPSTATE with host
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 1 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,20/54] target/riscv/cpu.c: consider user option with RVG
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,19/54] target/riscv/cpu.c: honor user choice in cpu_cfg_ext_auto_update()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,18/54] target/riscv: use isa_ext_update_enabled() in init_max_cpu_extensions()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,17/54] target/riscv/cpu.c: introduce RISCVCPUMultiExtConfig
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,16/54] target/riscv/cpu.c: use cpu_cfg_ext_auto_update() during realize()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,15/54] target/riscv/cpu.c: introduce cpu_cfg_ext_auto_update()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,14/54] target/riscv: make CPUCFG() macro public
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,13/54] target/riscv/cpu.c: use offset in isa_ext_is_enabled/update_enabled
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,12/54] target/riscv: deprecate the 'any' CPU type
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 1
-
-
-
2023-10-12
Alistair Francis
New
[PULL,11/54] avocado, risc-v: add tuxboot tests for 'max' CPU
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 1
-
-
-
2023-10-12
Alistair Francis
New
[PULL,10/54] target/riscv: add 'max' CPU type
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,09/54] target/riscv/cpu.c: limit cfg->vext_spec log message
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,08/54] target/riscv/cpu.c: add riscv_cpu_add_kvm_unavail_prop_array()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 2 -
-
-
-
2023-10-12
Alistair Francis
New
[PULL,07/54] target/riscv/cpu.c: add riscv_cpu_add_qdev_prop_array()
[PULL,01/54] target/riscv/cpu.c: split CPU options from riscv_cpu_extensions[]
- 3 -
-
-
-
2023-10-12
Alistair Francis
New
«
1
2
...
4
5
6
…
8
9
»